A mounting configuration for a TAB frame to an IC where the inner leads are connected to bumps in an array pattern on the surface of the IC instead of on the perimeter, which is the case for typical TAB components.